The physical mechanism of @transient-induced Jatchgp (TLU) in CMOS ICs has been clearly characterized by device simulation and experimental verification in time domain perspective. An underdamped sine-wave-like voltage has been clarified as the real TLU-triggering stimulus under system-level glectrogatic discharge (ESD) test. The specific "sweep-hack current caused by the minority carriers stored within the pnpn structure of CMOS ICs has been qualitatively proved to he the major cause of TLU.
Introduction
Transient-induced Latchgp (TLU) will increasingly he a primary reliability issue in CMOS IC products [I] , [2] . This tendency is caused by several reasons. First, there are much more complicated implementations of circuitry such as mixsignal, multiple power supplies, RF, SOC, etc. The environment where these CMOS devices locate will suffer from a lot of noises coming from both the interior and exterior of ICs to induce TLU more easily than before. Second, more and more ICs are rather susceptihle to TLU under a strict-demanded system-level ESD test [3] . During this test, electromagnetic interference (EMI) coming from the ESD zapping gun will be coupled into the ICs of the system. Such EMI-generated transient voltage can range from about several tens to hundreds volts on the power lines of ICs to cause TLU failures [4] . Third, aggressive scaling of device feature size and clearance between the PMOS and NMOS leads to the parasitic Silicon controlled Eectifier (SCR) in CMOS ICs exhibiting a worse immunity against latchup.
Unlike a single positive or negative current pulse [5] , an underdamped sine-wave-like voltage [6] which can reflect the real TLU-triggering stimulus under system-level ESD test is used for TLU characterization in this work. The physical mechanism of TLU has been clearly explained in time domain by device simulation. All the simulation results on TLU have been verified in silicon chips fabricated by 0.25-pm CMOS technology.
.
Test Structure and Measurement Setup
The device cross-sectional view and layout top view of the parasitic SCR structure in CMOS ICs for TLU measurements are sketched in Figs. I(a) and l(b) , respectively. The geometrical parameters such as D, S, and W represent the distances between well-edge and well (substrate) contact, anode and cathode, and the adjacent contacts, respectively.
The SCR structure shown in Fig. l(a) is also used in the twodimensional device simulation tool (MEDICI) for X U characterization under different geometrical parameters. The typical measurement setup for TLU test [4] is depicted in Fig. 2 . An electrostatic-discharge simulator is used as the TLU-triggering source, Vch,pe, to supply an underdamped sine-wave-like voltage. For example, with Vck,8, of +IOV (or -2V), the inset figures in Fig. 2 
Device Simulation
The simulated latchup DC I-V characteristic in an SCR structure with layout parameters of D=6.7pm and S=1.2pm is performed in Fig. 3 . In CMOS ICs, the P+ anode (source of PMOS) and the N+ well contact in Fig. l (a) are connected to VDD. Whereas, the N+ cathode (source of NMOS) and the P+ substrate contact in Fig. l(a) are connected to ground. When the latchup occurs, the parasitic SCR structure will cause a low-impedance path from VDD to ground. A huge current will be conducted from VDD to ground through this lowimpedance path, which generates the heat to bum out the chip. Clearly, under a latchup state, when the power-supply voltage, VDD, keeps at its normal operating voltage, +2.SV, the total power-supply current, IDD, flowing into both anode and well contact is about 15OmA in Fig. 3 . This will be a vital evidence used to judge whether TLU certainly occurs in time domain through device simulation. [6] . First, during the period of 50ns<t<62.5ns, VDD begins decreasing rapidly from +2SV at t=50ns, and will eventually reach the negative peak voltage, -V,,, (--8V), at r-62.5ns. Within this duration, the N-weLlP-substrate junction is gradually becoming slightly reverse-biased when VDD decreases from +2SV to OV, and even becoming forward-biased when V,, drops below OV. Thus, at t=62.5ns, the largest forward-biased N-well/P-substrate junction can generate the forward peak current, -Iprok (-2OmA). Next, during the period of 62Sns<K75ns, when VDD increases from -VpCd to its normal operating voltage, +2.5V, the N-well/Psubstrate junction will rapidly change from the forwardbiased state to its original reverse-biased state. Meanwhile, inside the N-well (P-substrate) region, large number of stored minority holes (electrons) offered by the forward peak current at t=62.5ns, will be instantaneously "swept-back" to its original P-substrate (N-well) region. Thus, such "sweepback" current, Isb. will produce a voltage drop while flowing through the parasitic P-substrate or N-well resistance. Once this voltage drop reaches to some critical value, the emitterbase junction of either vertical PNP or lateral NPN bipolar transistors in the parasitic SCR structure will be forward biased to further trigger on latchup. For example, Fig. 5 shows the simulated transient responses of both anode and well contact currents. It clearly proves where these stored minority carriers, Qr,o,d, come from and when they will be "swept-back" to cause TLU. 
38.2.2
938-IEDM 04 . . 
Experimental Results
The SCR structure in Fig. 1 with layout parameters of D=6.7pm, S=1.2pmm, and W=22.5pm has been fabricated in a 0.25-pm salicided CMOS process. The experimentally measured V,, and loo transient waveforms on the SCR structure from the TLU test in Fig. 2 
Comparisons between TLU and Quasi-Static Latchup
In quasi-static latchup qualification test [7] , TLU never occurs even if Isb indeed exists, as shown in Fig. 9 . Obviously, Ish does exist when VDD increases from its negative peak voltage, -5V, back to the normal operating voltage, +2.5V. However, latchup doesn't occur even though the under-going negative peak voltage is as low as -5V. To interpret this phenomenon, for simplicity, two reasonable assumptions are given here. First, N-well/€-substrate junction is treated as an ideal one-dimensional diode with step junction profile, as the inset figure shown in Fig. 10 . , , J Device simulation is also performed to verify the differences between TLU and quasi-static latchup. As shown in Fig. 11 , although large forward current does exist within N-welVP- 
Conclusion
The underdamped sine-wave-like voltage stimulus has been clarified as the realistic TLU-triggering stimulus under system-level ESD test. With the aid of device simulation, the occurrence of TLU induced by the sweep-back current from the stored minority carriers has been well explained. Through comparisons between TLU and quasi-static latchup test, TLU reliability issue does still exist within a qualified IC product which had passed the quasi-static latchup test. The physical mechanism and simulation method on TLU, proposed in this work, can be used to investigate the design rules for latchup prevention in CMOS ICs.
